


SNM101R9TLA

Single N-Channel, 100V, 283A, Power MOSFET

<http://www.sitcores.com/>


V_{DS} (V)	Max. $R_{DS(on)}$ (m Ω)
100	1.9@ $V_{GS}=10V$



TOLL-8L

Description


The SNM101R9TLA is N-Channel enhancement MOS Field Effect Transistor. Uses advanced trench technology and design to provide excellent $R_{DS(on)}$ with low gate charge. This device is suitable for use in DC-DC conversion, power switch and charging circuit. Standard Product SNM101R9TLA is compliance with RoHS.



Features

- Trench Technology
- Supper high density cell design
- Low ON resistance
- Low Threshold Voltage
- Package TOLL-8L
- 100% UIS and Rg Tested
- MSL1

Pin configuration (Top view)



10415 = Device Code
 TL = Special Code
 Y = Year
 W = Week (A~z)

Marking

Applications

- DC/DC converters
- Power supply converters circuit
- Load/Power Switching for portable device

Order information

Device	Package	Shipping
SNM101R9TLA -8/TR	TOLL-8L	1800/Tape&Reel

Absolute Maximum ratings

Parameter	Symbol	Maximum	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ^b	I_D	$T_C=25^{\circ}\text{C}$ 283	A
		$T_C=100^{\circ}\text{C}$ 179	A
Pulsed Drain Current ^c	I_{DM}	944	A
Continuous Drain Current ^a	I_{DSM}	$T_A=25^{\circ}\text{C}$ 63	A
		$T_A=70^{\circ}\text{C}$ 50	
Avalanche Energy $L=0.1\text{mH}$	E_{AS}	568	mJ
Power Dissipation ^b	P_D	$T_C=25^{\circ}\text{C}$ 278	W
		$T_C=100^{\circ}\text{C}$ 111	
Power Dissipation ^a	P_{DSM}	$T_A=25^{\circ}\text{C}$ 13.7	W
		$T_A=70^{\circ}\text{C}$ 8.8	
Operating Junction Temperature	T_J	-55 to 150	$^{\circ}\text{C}$
Storage Temperature Range	T_{STG}	-55 to 150	$^{\circ}\text{C}$

Thermal resistance ratings







Single Operation					
Parameter		Symbol	Typical	Maximum	Unit
Junction-to-Ambient Thermal Resistance ^a	$t \leq 10\text{ s}$	$R_{\theta JA}$	7	9	$^{\circ}\text{C/W}$
	Steady State		30	39	
Junction-to-Case Thermal Resistance	Steady State	$R_{\theta JC}$	0.3	0.45	






Note:


- a FR-4 board (38mm X 38mm X t1.6mm, 70um Copper) partially covered with copper (645mm² area). The power dissipation P_{DSM} is based on Junction-to-Ambient thermal resistance $R_{\theta JA}$ $t \leq 10\text{s}$ value and the $T_{J(MAX)}=150^{\circ}\text{C}$. The value is only for reference, any application depends on the user's specific board design.
- b The power dissipation P_D is based on $T_{J(MAX)}=150^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- c Repetitive rating, ~10us pulse width, duty cycle ~1%, keep initial $T_J = 25^{\circ}\text{C}$, the maximum allowed junction temperature of 150°C .
- d The static characteristics are obtained using ~380us pulses, duty cycle ~1%.
- e The parameter is not subject to production test – verified by design / characterization.

Electronics Characteristics (Ta=25°C, unless otherwise noted)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0\text{ V}, I_D = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$			1	μA
Gate-to-source Leakage Current	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2.5	3.0	3.5	V
Drain-to-source On-resistance ^d	$R_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 100\text{ A}$		1.5	1.9	m Ω
CHARGES, CAPACITANCES AND GATE RESISTANCE^e						
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{ V}, f = 1.0\text{ MHz},$ $V_{DS} = 50\text{ V}$		8890		pF
Output Capacitance	C_{OSS}			3253		
Reverse Transfer Capacitance	C_{RSS}			127		
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = 10\text{ V}, V_{DD} =$ $50\text{ V},$ $I_D = 100\text{ A}$		158		nC
Gate-to-Source Charge	Q_{GS}			43		
Gate-to-Drain Charge	Q_{GD}			45		
Gate Resistance	R_g	$F = 1\text{ MHz}$		1.9		Ω
SWITCHING CHARACTERISTICS^e						
Turn-On Delay Time	$t_{d(ON)}$	$V_{GS} = 10\text{ V},$ $V_{DD} = 50\text{ V},$ $R_L = 0.5\ \Omega, R_G = 6\ \Omega$		47		ns
Rise Time	t_r			110		
Turn-Off Delay Time	$t_{d(OFF)}$			127		
Fall Time	t_f			88		
Body Diode Reverse Recovery Time	t_{rr}	$I_F = 100\text{ A},$		67		ns
Body Diode Reverse Recovery Charge	Q_{rr}	$dI/dt = 100\text{ A}/\mu\text{s}$		102		nC
BODY DIODE CHARACTERISTICS						
Forward Voltage ^d	V_{SD}	$V_{GS} = 0\text{ V}, I_S = 100\text{ A}$		0.86	1.2	V

Typical Characteristics (Ta=25°C, unless otherwise noted)

Output Characteristics^d

Transfer Characteristics^d

On-Resistance vs. Drain Current^d

On-Resistance vs. Gate-to-Source Voltage^d

On-Resistance vs. Junction Temperature^d

Threshold Voltage vs. Temperature



Capacitance

Body Diode Forward Voltage^d

Single Pulse power

Safe Operating Area

Gate Charge Characteristics



Transient Thermal Response (Junction-to-Case)




Transient Thermal Response (Junction-to-Ambient)

PACKAGE OUTLINE DIMENSIONS
TOLL-8L



Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	2.20	2.30	2.40
b	0.70	0.80	0.90
b1	9.70	9.80	9.90
c	0.40	0.50	0.60
D	10.28	10.38	10.48
D1	3.20	3.30	3.40
E	9.80	9.90	10.00
E2	8.40	8.50	8.60
E3	9.30	9.40	9.50
e	1.20 BASIC		
H	11.58	11.68	11.78
H2	7.23	7.33	7.43
H4	3.16	3.26	3.36
K	4.08	4.18	4.28
L	1.60	1.90	2.10
L1	0.60	0.70	0.80
L2	0.50	0.60	0.70
L3	1.05	1.20	1.30
i	0.10	-	-
j	0.45 Ref		

TAPE AND REEL INFORMATION


Reel Dimensions



Tape Dimensions



Quadrant Assignments For PIN1 Orientation In Tape




 User Direction of Feed

RD	Reel Dimension	☐ 7inch	☒ 13inch		
W	Overall width of the carrier tape	☐ 8mm	☐ 12mm	☐ 16mm	☒ 24mm
P1	Pitch between successive cavity centers	☐ 2mm	☐ 4mm	☐ 8mm	☒ 12mm
Pin1	Pin1 Quadrant	☐ Q1	☒ Q2	☐ Q3	☐ Q4