

SNM031R6DNA

Single N-Channel, 30V, 124A Power MOSFET

<http://www.sitcores.com/>

V_{DS} (V)	Max. $R_{DS(on)}$ (m Ω)
30	1.6 @ $V_{GS}=10V$
	3.0 @ $V_{GS}=4.5V$

Descriptions


The SNM031R6DNA is N-Channel enhancement MOS Field Effect Transistor. Uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use in DC-DC conversion, power switch and charging circuit. Standard Product SNM031R6DNA is Pb-free.

Features


- Trench Technology
- Supper high density cell design
- Excellent ON resistance
- Extremely Low Threshold Voltage
- Package PDFN5X6-8L
- 100% Rg and Avalanche Tested
- MSL3

Applications


- DC/DC converters
- Power supply converters circuit
- Load/Power Switching for portable device



PDFN5X6-8L



Pin configuration (Top view)



WLSI =Company (Group) Code
 03358 =Device Code
 DN = Special Code
 Y =Year
 W =Week(A~z)

Marking
Order information

Device	Package	Shipping
SNM031R6DNA-8/TR	PDFN5X6-8L	5000/Tape&Reel

Absolute Maximum ratings

Parameter	Symbol	Maximum	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ^d	I_D	$T_C=25^{\circ}\text{C}$ 124	A
		$T_C=100^{\circ}\text{C}$ 93	A
Pulsed Drain Current ^c	I_{DM}	444	A
Continuous Drain Current	I_{DSM}	$T_A=25^{\circ}\text{C}$ 51	A
		$T_A=70^{\circ}\text{C}$ 41	
Avalanche Energy $L=0.3\text{mH}$	E_{AS}	147	mJ
Power Dissipation ^b	P_D	$T_C=25^{\circ}\text{C}$ 61	W
		$T_C=100^{\circ}\text{C}$ 24	
Power Dissipation ^a	P_{DSM}	$T_A=25^{\circ}\text{C}$ 7.4	W
		$T_A=70^{\circ}\text{C}$ 4.7	
Operating Junction Temperature	T_J	-55 to 150	$^{\circ}\text{C}$
Storage Temperature Range	T_{STG}	-55 to 150	$^{\circ}\text{C}$

Thermal resistance ratings







Single Operation					
Parameter		Symbol	Typical	Maximum	Unit
Junction-to-Ambient Thermal Resistance ^a	$t \leq 10\text{ s}$	$R_{\theta JA}$	13.5	17.0	$^{\circ}\text{C/W}$
	Steady State		38.5	48.5	
Junction-to-Case Thermal Resistance	Steady State	$R_{\theta JC}$	1.65	2.05	






Note:


- a FR-4 board (38mm X 38mm X t1.6mm, 70um Copper) partially covered with copper (645mm² area). The power dissipation P_{DSM} is based on Junction-to-Ambient thermal resistance $R_{\theta JA}$ $t \leq 10\text{s}$ value and the $T_{J(MAX)}=150^{\circ}\text{C}$. The value is only for reference, any application depends on the user's specific board design.
- b The power dissipation P_D is based on $T_{J(MAX)}=150^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- c Repetitive rating, ~10us pulse width, duty cycle ~1%, keep initial $T_J = 25^{\circ}\text{C}$, the maximum allowed junction temperature of 150°C .
- d The maximum current rating by package.
- e The static characteristics are obtained using ~380us pulses, duty cycle ~1%.
- f The parameter is not subject to production test – verified by design / characterization.

Electronics Characteristics (Ta=25°C, unless otherwise noted)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0 V, I _D = 250uA	30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 30 V, V _{GS} = 0V			100	nA
Gate-to-source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20V			±100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250uA	1.2	1.7	2.2	V
Drain-to-source On-resistance ^e	R _{DS(on)}	V _{GS} = 10V, I _D = 20A		1.3	1.6	mΩ
		V _{GS} = 4.5V, I _D = 20A		2.2	3.0	
CHARGES, CAPACITANCES AND GATE RESISTANCE ^f						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1.0MHz, V _{DS} = 15 V		3354		pF
Output Capacitance	C _{OSS}			1485		
Reverse Transfer Capacitance	C _{RSS}			64		
Total Gate Charge	Q _{G(TOT)}	V _{GS} =10V, V _{DD} = 15V, I _D =20 A		50.3		nC
Total Gate Charge	Q _{G(TOT)}	V _{GS} =4.5V, V _{DD} = 15V, I _D =20 A		24.3		
Gate-to-Source Charge	Q _{GS}	V _{GS} = 10V, V _{DD} = 15V,		9.3		
Gate-to-Drain Charge	Q _{GD}	I _D =20 A		6.4		
Gate Resistance	R _g	f=1MHz		0.9		Ω
SWITCHING CHARACTERISTICS ^f						
Turn-On Delay Time	td(ON)	V _{GS} = 10V, V _{DD} = 15V, I _D =20 A , R _G =3Ω		9.5		ns
Rise Time	tr			55.6		
Turn-Off Delay Time	td(OFF)			31.8		
Fall Time	tf			14.8		
Body Diode Reverse Recovery Time	trr	I _F =20A, dI/dt=100A/μs		39.3		ns
Body Diode Reverse Recovery Charge	Qrr			39.7		nC
BODY DIODE CHARACTERISTICS						
Forward Voltage ^e	V _{SD}	V _{GS} = 0 V, I _S = 1A		0.7	1.2	V
Maximum Continuous Current	I _S				68	A

Typical Characteristics (Ta=25°C, unless otherwise noted)

Output Characteristics °

Transfer Characteristics °

On-Resistance vs. Drain Current °

On-Resistance vs. Gate to Source Voltage °

On-Resistance vs. Junction Temperature °

Threshold Voltage vs. Temperature



Capacitance

Body Diode Forward Voltage^e

Single Pulse Power

Safe Operating Area

Gate Charge Characteristics




Transient Thermal Response (Junction-to-Case)



Transient Thermal Response (Junction-to-Ambient)

PACKAGE OUTLINE DIMENSIONS
PDFN5x6-8L



TOP VIEW



BOTTOM VIEW






SIDE VIEW



RECOMMENDED LAND PATTERN(Unit:mm)

Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.90	0.95	1.00
b	0.35	0.40	0.45
c	0.21	0.25	0.34
D	4.80	4.90	5.00
D2	3.82	-	4.11
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.18	-	3.54
e	1.27BSC		
K	1.10	-	-
L	0.51	0.61	0.71
L1	-	-	0.10
L2	0.51	0.61	0.71
P	1.00	1.10	1.20
θ	8°	-	12°

TAPE AND REEL INFORMATION
Reel Dimensions

Tape Dimensions

Quadrant Assignments For PIN1 Orientation In Tape


➔
User Direction of Feed

RD	Reel Dimension	☐ 7inch	☒ 13inch
W	Overall width of the carrier tape	☐ 8mm	☒ 12mm ☐ 16mm
P1	Pitch between successive cavity centers	☐ 2mm	☐ 4mm ☒ 8mm
Pin1	Pin1 Quadrant	☒ Q1	☐ Q2 ☐ Q3 ☐ Q4