

SNM062R2DNA

Single N-Channel, 60V, 187A, Power MOSFET

<http://www.sitcores.com/>

$V_{DS}(V)$	Max. $R_{DS(on)}$ (m Ω)
60	2.2@ $V_{GS}=10V$

Description


The SNM062R2DNA is N-Channel enhancement MOS Field Effect Transistor. Uses advanced Split Gate technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use in high performance DC-DC conversion, power switch and charging circuit. Standard Product SNM062R2DNA is in compliance with RoHS.

Features


- Trench Technology
- Supper high density cell design
- Excellent ON resistance
- 100% Rg and Avalanche tested
- MSL3

Applications


- DC/DC converters
- Power supply converters circuit
- Load/Power Switching for portable device



PDFN5X6-8L



Pin configuration (Top view)



06418 = Device Code
 LL = Special Code
 Y = Year
 W = Week

Marking

Order information

Device	Package	Shipping
SNM062R2DNA-8/TR	PDFN5X6-8L	5000/Tape&Reel

Absolute Maximum ratings ($T_J=25^{\circ}\text{C}$, unless otherwise noted)

Parameter	Symbol	Maximum	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D	$T_C=25^{\circ}\text{C}$ 187	A
		$T_C=100^{\circ}\text{C}$ 118	
Pulsed Drain Current ^c	I_{DM}	434	A
Continuous Drain Current	I_{DSM}	$T_A=25^{\circ}\text{C}$ 46	A
		$T_A=70^{\circ}\text{C}$ 36	
Avalanche Energy $L=0.3\text{mH}$	E_{AS}	342	mJ
Power Dissipation ^b	P_D	$T_C=25^{\circ}\text{C}$ 132	W
		$T_C=100^{\circ}\text{C}$ 53	
Power Dissipation ^a	P_{DSM}	$T_A=25^{\circ}\text{C}$ 7.8	W
		$T_A=70^{\circ}\text{C}$ 5.0	
Operating Junction Temperature	T_J	-55°C to 150°C	$^{\circ}\text{C}$
Storage Temperature Range	T_{STG}	-55°C to 150°C	$^{\circ}\text{C}$

Thermal resistance ratings

Single Operation					
Parameter		Symbol	Typical	Maximum	Unit
Junction-to-Ambient Thermal Resistance ^a	$t \leq 10\text{ s}$	$R_{\theta JA}$	13	16	$^{\circ}\text{C/W}$
	Steady State		37	45	
Junction-to-Case Thermal Resistance ^b	Steady State	$R_{\theta JC}$	0.75	0.95	

Note:


- FR-4 board (38mm X 38mm X t1.6mm, 70um Copper) partially covered with copper (645mm² area). The power dissipation P_D is based on Junction-to-Ambient thermal resistance $R_{\theta JA} \leq 10\text{s}$ value and the $T_{J(MAX)}=150^{\circ}\text{C}$. The value is only for reference, any application depends on the user's specific board design.
- The power dissipation P_D is based on $T_{J(MAX)}=150^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- Repetitive rating, duty cycle ~1%, keep initial $T_J=25^{\circ}\text{C}$, the maximum allowed junction temperature of 150°C .
- The static characteristics are obtained using ~380us pulses, duty cycle ~1%.
- The parameter is not subject to production test – verified by design / characterization.

Electronics Characteristics (T_J=25°C, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0 V, I _D = 250uA	60			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 60V, V _{GS} = 0V			1	uA
Gate-to-source Leakage Current	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250uA	2.5	3.0	3.5	V
Drain-to-source On-resistanc ^d	R _{DS(on)}	V _{GS} = 10V, I _D = 30A		1.8	2.2	mΩ
CHARGES, CAPACITANCES AND GATE RESISTANCE						
Input Capacitance ^e	C _{ISS}	V _{GS} = 0V, f= 1.0MHz, V _{DS} = 30V		4486		nF
Output Capacitance ^e	C _{OSS}			1714		
Reverse Transfer Capacitance ^e	C _{RSS}			44		
Total Gate Charge ^e	Q _{G(TOT)}	V _{GS} = 10V, V _{DD} = 30V, I _D = 30A		63.4		nC
Gate-to-Source Charge ^e	Q _{GS}	V _{GS} = 10V, V _{DD} = 30V, I _D = 30A		20.7		
Gate-to-Drain Charge ^e	Q _{GD}			12.5		
Gate Resistance	R _g	f= 1MHz		2		Ω
SWITCHING CHARACTERISTICS ^e						
Turn-On Delay Time	td(ON)	V _{GS} = 10V, V _{DD} = 30V, I _D = 30A , R _G = 2Ω		14		ns
Rise Time	tr			45		
Turn-Off Delay Time	td(OFF)			34		
Fall Time	tf			14		
BODY DIODE CHARACTERISTICS						
Forward Voltage ^d	V _{SD}	V _{GS} = 0V, I _S = 30A		0.8	1.2	V
Maximum Continuous Current ^e	I _S				125	A
Body Diode Reverse Recovery Time ^e	trr	I _F = 30A, dI/dt= 100A/μs		62		ns
Body Diode Reverse Recovery Charge ^e	Qrr			95		nC


Typical Characteristics

$T_j = 25^\circ\text{C}$




Output Characteristics ^d

$V_{DS} = 5\text{V}$




Transfer Characteristics ^d

$T_j = 25^\circ\text{C}$




On-Resistance vs. Drain Current ^d

$T_j = 25^\circ\text{C}, I_D = 30\text{A}$




On-Resistance vs. Gate to Source Voltage ^d

$V_{GS} = 10\text{V}, I_D = 30\text{A}$








On-Resistance vs. Junction Temperature ^d



$V_{GS} = V_{DS}$





Threshold Voltage vs. Temperature

Typical Characteristics (Ta=25°C, unless otherwise noted)






1. Duty Cycle, $D = t_p / T$; 2. Per Unit Base = $R_{\theta JC} = 0.95^\circ\text{C/W}$;
3. $T_{J(\text{MAX})} - T_C = P_{DM} \cdot Z_{\theta JC} \cdot R_{\theta JC}$

Transient Thermal Response (Junction-to-Case)


1. Duty Cycle, $D = t_p / T$; 2. Per Unit Base = $R_{\theta JA} = 45^\circ\text{C/W}$;
3. $T_{J(\text{MAX})} - T_A = P_{DM} \cdot Z_{\theta JA} \cdot R_{\theta JA}$


Transient Thermal Response (Junction-to-Ambient)

PACKAGE OUTLINE DIMENSIONS
PDFN5x6-8L



Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.90	0.95	1.00
b	0.35	0.40	0.45
c	0.21	0.25	0.34
D	4.80	4.90	5.00
D2	3.82	-	4.11
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.18	-	3.54
e	1.27BSC		
K	1.10	-	-
L	0.51	0.61	0.71
L1	-	-	0.10
L2	0.51	0.61	0.71
P	1.00	1.10	1.20
θ	8°	-	12°

PACKAGE OUTLINE DIMENSIONS


Reel Dimensions



Tape Dimensions



Quadrant Assignments For PIN1 Orientation In Tape



RD	Reel Dimension	☐ 7inch	☒ 13inch
W	Overall width of the carrier tape	☐ 8mm	☒ 12mm ☐ 16mm
P1	Pitch between successive cavity centers	☐ 2mm	☐ 4mm ☒ 8mm
Pin1	Pin1 Quadrant	☒ Q1	☐ Q2 ☐ Q3 ☐ Q4